We present a theoretical framework for the calculation of charge transport through nanowire-based Schottky-barrier field-effect transistors that is conceptually simple but still captures the relevant physical mechanisms of the transport process. Our approach combines two approaches on different length scales: (1) the finite elements method is used to model realistic device geometries and to calculate the electrostatic potential across the Schottky-barrier by solving the Poisson equation, and (2) the Landauer approach combined with the method of non-equilibrium Green's functions is employed to calculate the charge transport through the device. Our model correctly reproduces typical I-V characteristics of field-effect transistors and the dependence of the saturated drain current on the gate field and the device geometry are in good agreement with experiments. Our approach is suitable for one-dimensional Schottky-barrier field-effect transistors of arbitrary device geometry and it is intended to be a simulation platform for the development of nanowire-based sensors.
I. INTRODUCTION
Over the last few decades one-dimensional (1D) semiconducting silicon-nanowires (SiNWs) have been widely studied as potential building blocks for future electronic devices due to their excellent electrical performance, small size, and controllable bottom-up fabrication.
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Many types of SiNW devices such as ultrasensitive sensors, 5, 6 photodetectors, 7 and bipolar field effect transistors (FETs) 8, 9 have been reported. The key issue for sensor applications is the down-scaling of FETs to one dimensional structures, such as nanowires. The attractive feature of nanowire-based FETs is that the binding of charged species can be directly monitored by the change in current through the NWs because of their high surface-to-volume ratios and small cross-sectional conduction pathways.
Recently Weber et al. have reported dopantfree Schottky-barrier (SB) FETs consisting of intrinsic SiNWs working as a channel and NiSi 2 nanowires working as source and drain contacts with gate lengths down to subphotolithographic values. [10] [11] [12] [13] Their devices are based on single-crystalline SiNWs into which nickel atoms are diffusing from both ends of the wire, forming sharp interfaces between NiSi 2 "leads" and a Si "channel" in the center. The channel length depends on the annealing time. Measurements of their transport characteristics have shown the highest on-current and on-conductance values recorded to date for intrinsic SiNW-FETs. It is advantageous that the silicon channel is dopant free since the noise caused by structural impurities is greatly reduced compared to doped nanowires. This feature is beneficial for the production of reliable SiNW-based biosensors.
By modifying the surface of the SiNWs with DNA, 6,14-17 enzymes 18 or other chemical compounds 5 many kinds of biosensors such as EnFET (enzyme FETs), Immuno-FETs, 19 and DNA-FETs have been demonstrated. Thus, SiNW-based SB-FETs are expected to provide a promising platform for biosensor applications.
For a better understanding of the basic charge transport characteristics through the SiNW-based SB-FETs and the development of the NW-based biosensors, it is essential to systematically reveal the factors controlling the charge transport through a pristine FET device.
Several approaches to describe the electronic transport through 1D SB-FETs have been proposed. Knoch et al. developed quantum mechanical simulations of a ultrashort channel n-metail-oxide-semiconductor FETs (n-MOSFETs) on silicon on insulator (SOI) 20 and of a SB-FETs on SOI 21 using real-space non-equilibrium Green's function formalism. Heinze et al. introduced a method to calculate the transport through carbon nanotube (CNT) SB-FETs using the Landauer formula and the WKB approximation. 22 Pourfath et al. extended this approach to cylindrical double-gate CNT SB-FETs. 23 Michetti et al. expressed the conduction band by an analytical formula and calculated the transmission functions analytically. 24 Appenzeller et al. have investigated the transport properties of CNT-FETs and SiNW-FETs in detail. 25 They used a modified 1D Poisson equation and the non-equilibrium Green's function technique to calculate the transmission function with the finite difference method in 1D. Jimenéz et al. expressed the conduction band profile by an analytical expression 26, 27 and calculated the transport properties of SB-FETs by using the WKB approximation, corrected with k-matching conditions for MSi2/Si(111) and MSi2/Si(100) (with M=Ni, Co, and Fe) interfaces.
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The majority of these approaches were applied to highly symmetric devices such as cylindrical FETs designed for integrated circuits. In these systems, the sym-metry significantly reduces the computation time. However, to simulate realistic devices for sensor applications, a computationally cheap model that is applicable to arbitrary device geometries is also desired. The multiscale model presented in this article was developed for this purpose. Our method combines two approaches on different length scales: (1) the finite elements method (FEM) is used to calculate the three-dimensional (3D) electrostatic potential across the Schottky-barrier by solving the Poisson equation for realistic device geometries. Then we extract the 1D potential profile along the axis of the NWs and use (2) the Landauer approach combined with the method of non-equilibrium Green's functions [28] [29] [30] to calculate the charge transport through the device. Our model is conceptually simple, computationally inexpensive, it uses only a few empirical parameters, and it is easily expandable. Since the method is non-atomistic the number of atoms in the system is irrelevant and therefore it is possible to simulate devices with dimensions ranging from a few nanometers up to some micrometers.
In this work we model pristine SB-FETs consisting of SiNWs and NiSi 2 NWs. We analyze the influence of the device geometries such as gate lengths, thickness of the insulators, and the gate voltages on the charge transport through the SB-FETs. Despite the simplicity of the model, the numerical calculations show I-V characteristics of typical conventional MOSFETs and the calculated saturation currents are in good agreement with the experimental results by Weber et al.
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This paper is organized as follows. Section II presents theoretical framework of multiscale modeling and section III shows the computational details and parameter settings. In section IV, we present dependence of the electrostatic potential on device geometries, investigate transmission profiles and I-V characteristics of test systems, and compare the numerical results with the reported experimental results. Finally, we summarize this paper in section V, emphasizing the simplicity and versatility of the multiscale modeling. Figure 1 shows a schematic image of a SiNW-based SB-FET. The device consists of a SiNW working as a channel and NiSi 2 segments working as source and drain contacts. This nanowire is put on the gate contact covered with SiO 2 . The source, drain, and gate voltages, V S , V D , V G , the NW diameter d NW , as well as the length of the silicon nanowire channel L c , and the thickness of the oxide layer t ox are all indicated in figure 1 .
II. THEORETICAL FRAMEWORK
The band diagram of the electronic transport process through a SB-FET under an applied source-drain voltage with different gate voltages is shown in figure 2 . The energy gap Φ SB between the edges of the conduction band (CB) of the silicon channel and the Fermi energies of the NiSi 2 contacts is called the Schottky-barrier. The barrier thickness is reduced with increasing gate voltage, allowing the electron in the source to tunnel through the potential energy barriers. 22, 25, 31 Thus, the drain current at the constant source-drain voltage is controlled by the gate voltage. The charge transport through the SB-FET can be divided into three stages (see figure 2 ): 1. electron (hole) injection into the conduction band (valence band) by tunneling through the Schottky-barrier in the left interface; 2. ballistic or diffusive transport of charges through the SiNW; 3. tunneling of charges through the Schottky-barrier in the right interface.
FIG. 1:
A model of a SiNW-based Schottky-barrier FET with realistic dimensions, as considered in this work. VS, VD, VG are source, drain, and gate voltages, respectively. Lc is the length of the silicon nanowire channel, and tox is the thickness of the oxide layer. dNW is the diameter of the silicon nanowire.
According to figure 2 we define the 1D potential energy profile U (x) along the axis of the NiSi 2 /Si/NiSi 2 nanowire as
where the position x = 0 is set to be at the left NiSi 2 /Si interface, µ L/R is the chemical potential of the left/right contact, Φ SB is the Schottky-barrier energy, Φ L/R is the ground potential for left/right contact, V SD is the applied source-drain voltage, and U ES (x) is the 1D electrostatic potential along the axis of the Si-NW obtained from FEM calculations (see below). For the Schottky-barrier energy Φ SB we use experimental values from the literature (see below). The ground potential Φ L/R is introduced in order to define the baseline for the transmission calculation at the two interfaces. The two ground potentials are chosen to span the bias window, i.e, Φ L = eV max SD , where V max SD is the maximum source-drain (bias) voltage that is used in a set of calculations, and Φ R = 0. This is how the energy of the electrons in the source that are within bias window is set higher than the ground potential. In order to calculate the charge transmission at the two interfaces (see bottom of figure 2) we use
] for the right interface. In these two ranges the potential inside the SiNW (0 ≤ x ≤ L c ) is regularized by applying an energy cutoff U cut such that U (x) = U cut for energies smaller than
is never smaller than the ground potential Φ L/R (see also figure 5 ). In this study, we employed the Landauer approach in real-space for the calculation of the electron transmission through the NiSi 2 /Si interfaces. 25, [32] [33] [34] The Hamilton operator in 1D is given bŷ
where m eff , and U (x) are the effective mass of electrons (or holes) and the potential energy profile along the axis of the nanowire, respectively. Using finite differences on an equally spaced grid, the Hamilton matrix is given by [33] [34] [35] 
where U n = U (x n ) is the potential, x n = an is the position, a is the grid spacing, and t 0 = 2 /2m eff a 2 . The transmission functions at the left (L) and right (R) interfaces are obtained via the Landauer-Büttiker formalism using the Fisher-Lee relation:
where Tr being the trace operation and Γ α (α = L, R, M) are the broadening functions for the contacts, given by
. Γ M is the auxiliary broadening function, which is required because the system is cut into two 1D tunneling problems. The self-energies are defined as Σ α (E) = −t 0 exp (ika), where ka is obtained by inverting the band dispersion of the 1D wire (linear chain) E(ka) = U α + 2t 0 (1 − cos(ka)), and U α = U (x α ) (α = L, R, M) is the potential at the position of the left/right/auxiliary contacts. [33] [34] [35] Note that the Σ α is a diagonal matrix and its matrix elements are zero except for the position where the the left/right/auxiliary contact is attached.
The retarded/advanced Green's functions G R/A for the left (L) and right (R) interfaces are defined as
where iη is an infinitesimal imaginary value, I is the identity matrix, H = H n,m is the Hamilton matrix, and Σ α (α = L, R, M) are the self-energy matrices as defined above.
Assuming ballistic charge transport through the silicon channel, i.e. T M (E) ≃ 1.0, and ignoring the phase memory, the total transmission through the device is given by
The assumption of ballistic transport in the core channel region was validated experimentally for devices having channel lengths less than 1 µm.
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Finally, the current through the SB-FET is calculated from
The term F L/R is the effective Fermi function k-summed over the transverse modes in the y − z plane, represented by
where S and µ L/R are the cross-sectional area of SiNWs and the chemical potential for left/right electrodes, respectively. Under an applied source-drain voltage V SD , the chemical potential for the right electrode is given by µ R = µ L − eV SD . Note that the same formalism works for hole currents by changing the band of interest from the conduction band (CB) to the valence band (VB), the Fermi function from F L/R (E) to 1 − F L/R (E), effective mass of electron to effective mass of hole, and exchanging the sign of the gate voltages. 
III. COMPUTATIONAL DETAILS
In this work we assumed that the effective electron mass of whole system for holes/electrons is equal to that of free electron. For all calculations we use µ L = 0 eV, a=1.0Å, m eff = 1.0 × m e =9.109×10 36 ) The boundary potentials for the source, drain and gate contacts are kept constant at V L , V R , and V G , respectively. The finite element mesh for the modeled structures is automatically generated with controlled distribution and increased density in the regions close to the insulator and NiSi 2 /Si interfaces. The 1D potential profile U ES (x) along the axis of the NW is extracted from U ES (x, y, z).
IV. RESULT AND DISCUSSION
A. Dependence of the electrostatic potential on device geometries
As a first examination of the relationship between the geometry of FET devices and the efficiency of the gate effect, we have calculated 3D electrostatic potentials of FET devices. Figure 3 show the same potential along the axes of the channels for long and short silicon channels, respectively. In figure  3 (a) and (c), the potential along the silicon channel drops strongly due to the applied gate field, whereas the gate field does not penetrate efficiently in the shorter silicon channel in figure 3(b) and (d) .
In addition we have analyzed the influence of the thickness of the insulating layer between the nanowire device and the gate on the Schottky-barrier width. The Schottky-barrier width L SB of the left interface is defined by the position x = L SB > 0 satisfying
In figure 4 , we show the Schottky-barrier width of the FET devices as a function of applied gate voltage with varying thickness of the gate insulators and the chan-nel lengths. We can see that the gate field reduces the Schottky-barrier width for all devices. We find that the Schottky-barrier width is inversely proportional to the gate voltage. The reduction of the silicon channel length as well as an increase of the width of the oxide layer prevents the gate field from efficiently penetrating into the Schottky-contact, leaving the Schottky-barrier width thicker than the device with long channel or an thick oxide layer. Since the gate voltage narrows the Schottky barrier the enhancement of the electron tunneling by the gate field is larger through SB-FET devices with longer silicon channels and thinner gate insulators. G , i.e., the Schottky-barrier width is inversely proportional to the gate voltage. The gate effect is most efficient for large channel lengths and thin oxide layers. Figure 5 shows potential profiles U (x) at the left interface for different gate voltages and the corresponding transmission functions T L (E) for electron transmissions through these Schottky-barriers. The non-zero transmissions are due to the quantum tunneling effect. Since a positive gate voltage causes the Schottky-barrier to get thinner, the electron transmission increases with increasing gate voltage. For electrons with energies above the Schottky-barrier height Φ SB , the electron transmission quickly approaches its maximum value 1. Therefore our model takes into account both tunneling currents and thermo-activated (thermionic) currents.
B. Transmission function and I-V characteristics
After calculating the transmission functions for both left and right interfaces, we have calculated the I-V characteristics of SB-FET devices by integrating over the total transmission function. Figure 6(a) shows the calculated drain current I SD versus source-drain voltage V SD for different gate voltages. The I-V curves show typical features of conventional FETs, i.e., a linear increase of current followed by current saturation for higher sourcedrain voltages. The saturation currents are strongly enhanced with increasing gate fields leading to a typical switching behavior with a high on/off-current ratio. We evaluated this behavior by calculating the drain current at a fixed source-drain voltage for several gate voltages. Figure 6(b) presents the saturated drain current versus the gate voltage for a fixed source-drain voltage V SD = 0.5 V. The drain current increases exponentially with the increase of the gate field in the lower gate voltages. This is due to the rapid reduction of the Schottky-barrier width with the increase of gate fields as shown in the figure  4 . The saturation of the drain current in higher gate field can also be explained from the figure 4 since the Schottky-barrier width does not decrease so much in the higher gate field. The huge on/off-current ratio implies that the device is promising for logic operations. The flatness of the current in the saturation region in figure  6 (a) is also beneficial for the logic operation since the current retains constant with respect to fluctuation of the source-drain voltage.
C. Comparison with experiment
Many measurements of SB-FETs consisting of SiNWs have exhibited unipolar p-type transfer characteristics, [10] [11] [12] [13] 25 thus the current is transported by holes in these systems. As discussed previously, our model can also be applied to hole transport systems. In order to check the validity of the model, we have applied our model to SiNW-based SB-FETs and compared the I-V characteristics and on/off-current ratios with the experimental results measured by Weber et al.
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The numerical parameters are set as follows. The Schottky-barrier height between Ni-silicide and bulk Si ranges from 0.35 eV to 0.47 eV for holes. 37 Thus, we set the Schottky-barrier height of the NiSi 2 /Si interface for holes as Φ SB = 0.44 eV. The diameter of the SiNWs is set to d NW = 21 nm, identical to the mean diameter of the literature. 10 The oxide thickness on the gate is set to t ox =300 nm. Figure 7 presents the calculated drain currents I SD versus source-drain voltage V SD for (a) long (L c = 1000 nm) and (b) short gate length (L c = 200 nm) with experimental data provided by Weber et al. 10 The calculated I-V curves for both systems exhibit similar features as the experimental results having both a linear increase and saturation at higher source-drain voltages. The drain current through the shorter channel is smaller than the one through the longer channel since the gate field does not optimally penetrate the NiSi 2 /Si interfaces. Although the slopes of the calculated I-V curves for low sourcedrain voltages significantly exceed experimental ones, the amount of the saturated drain current shows a good agreement with the experiment except for the currents with high gate field. . We obtain the typical behavior of a conventional FET device. Figure 8 presents the saturated drain current versus the gate voltage of SB-FET devices with long and short channels. The saturated drain currents increase significantly with the increase of the gate field since the gate field reduces Schottky-barrier width as shown figure 4 . The on-currents in the short and long systems are of the same order of magnitude. On the other hand, the offcurrents for small gate voltages are significantly smaller for the short channel. Although the drain current in the lower gate field is underestimated, the numerical results show a qualitative agreement with experiment. Generally we observe that the drain currents of the SB-FET with the long channel are higher than for the short channel because the gate effect is more efficient (compare figure  3(c), (d), figure 4 , and figure 7(a), (b) ).
The discrepancies between our model and the experiment come from the simplicity of our model. First, we did not take into account the sub-bands 27,38,39 but expressed the transport by using a single band model. The inclusion of the sub-bands will lower the drain current for small source-drain voltages since the onset of current flow through the channel will be shifted to higher source-drain voltages due to the difference of energies between sub-bands. In addition, the reconstruction of the exact potential profile at the Schottky-contact 40, 41 due to space-charge effects and the dependence of the potential on the lateral position in the wire are not considered in this study. Furthermore, the effect of capacitance at the left and right interfaces and at the gate contact are not included. 42 The addition of a native SiO 2 layer on the surface of the nanowire and the corresponding change of the electronic structures between the core and surface of the nanowire will also have an impact on the transport properties. 43 In order to capture the underlying physics of SB-FET devices, an advanced model incorporating these effects will be needed. Further studies including these effects will give helpful information for the future development of nanowire-based FET devices.
V. CONCLUSION
In summary, nanowire-based FETs have been focusing attention as a promising platform for sensor applica- tions due to their high sensitivity. In order to understand the origin of the physical behavior in the nanowire-based FET devices, we have developed a multiscale model combining classical FEM and the Landauer approach. Our model is conceptually simple, computationally inexpensive, it uses only a few empirical parameters, and it is possible to simulate devices with dimensions ranging from a few nanometers up to some micrometers. We have applied this model to Schottky-barrier FETs consisting of SiNWs working as channel and NiSi 2 NW working as source and drain contacts. Our calculated I-V characteristics showed the typical behavior of conventional FET devices, having a linear increase of current followed by a saturation. The saturated drain currents increase with increasing gate field due to the reduction of the Schottkybarrier width. Despite the simplicity of the model, the calculations showed a good agreement with experiments and the model correctly reproduces the dependence of the saturated drain current on the gate field and the device geometry. 10 for a long (1300 nm) SiNW are shown (in blue). Numerical results show a qualitative agreement with experiment. The drain currents of the SB-FET with the long channel are higher than for the short channel because the gate effect is more efficient.
Our approach is suitable for one-dimensional Schottkybarrier field-effect transistors of arbitrary device geometry. The model can be improved by taking into account for example insulating layers surrounding the nanowires, the deformation of the electrostatic potential at the Schottky-contacts, or accurate electronic band dispersions. The results obtained from our model will serve as guidelines for the understanding of ongoing experimental work and will help in the design of device architectures for future applications.
